

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**

In re Application of:	)	PATENT APPLICATION
	)	
Inventors: Jong-Jan Lee, Sheng Teng Hsu,	)	
Douglas J. Tweet and Jer-Shen	)	
Maa	)	
	)	
Serial No.: Not Yet Assigned	)	Attorney Docket No.
	)	SLA 0733
Filed: Herewith	)	
	)	
Title: STRAINED SILICON finFET	)	
DEVICE	)	
	)	

Honorable Commissioner for Patents  
Washington, D.C. 20231

**INFORMATION DISCLOSURE STATEMENT UNDER 37 C.F.R. §1.97**

Sir:


Listed on attached Form PTO-1449 is information submitted pursuant to  
37 C.F.R. §1.56. A copy of each listed publication is submitted herewith.

Applicant respectfully requests that the listed information be considered by  
the Examiner and made of record in the above-identified application.

(Date)

6/23/03

Respectfully submitted,

  
David C. Ripma  
Reg. No. 27,672

David C. Ripma, Patent Counsel  
Sharp Laboratories of America, Inc.  
5750 NW Pacific Rim Boulevard, Camas, WA 98607  
Telephone: (360) 834-8754  
Facsimile: (360) 817-8505

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it contains a valid OMB control number.

Substitute for form 1449A/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> <i>(use as many sheets as necessary)</i>				<b>Complete if Known</b>	
				Application Number	
				Filing Date	06-23-03
				First Named Inventor	Jong-Jan Lee
				Art Unit	
				Examiner Name	
				Attorney Docket Number	SLA0733
Sheet	1	of	3		

[illegible][illegible]

Examiner Signature		Date Considered	
-----------------------	--	--------------------	--

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). <sup>2</sup> See Kind Codes of USPTO Patent Documents at [www.uspto.gov](http://www.uspto.gov) or MPEP 901.04. <sup>3</sup> Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup> For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup> Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.**

Substitute for form 1449B/PTO			<b>Complete if Known</b>		
<b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b>  <i>(use as many sheets as necessary)</i>			Application Number		
			Filing Date		
			First Named Inventor		
			Group Art Unit		
			Examiner Name		
Sheet	2	of	3	Attorney Docket Number	
				SLA0733	

OTHER PRIOR ART – NON PATENT LITERATURE DOCUMENTS			
Examiner Initials <sup>1</sup>	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	T <sup>2</sup>
		N. SUGIYAMA, T. MIZUNO, S. TAKAGI, M. KOIKE, A. KUROBE, <i>Formation of strained-silicon layer on thin relaxed SiGe/SiO<sub>2</sub>/Si structure using SIMOX technology</i> , Thin Solid Films, 396 (2000) 199-202.	
		M.T. CURRIE, C.W. LEITZ, T.A. LANGDO, G. TARASCHI, E.A. FITZGERALD, D.A. ANTONIADIS, <i>Carrier mobilities and process stability of strained Si n- and p- MOSFETs on SiGe virtual substrate</i> , J. Vac. Sci. Technol. B 19 (6), Nov/Dec 2001, pp 2268-2279.	
		T. TEZUKA, N. SUGIYAMA, T. MIZUNO, S. TAKAGI, <i>High performance strained-Si-on-insulator MOSFETs by novel fabrication processes utilizing Ge-condensation technique</i> , 2002 Symposium on VLSI Technology, Digest of Technical paper.	
		T. MIZUNO, N. SUGIYAMA, T. TEZUKA, T. NUMATA, S. TAKAGI, <i>High performance CMOS operation of strained-SOI MOSFETs using thin film SiGe-on-insulator substrate</i> , 2002 Symposium on VLSI Technology, Digest of Technical paper.	
		K. BRUNNER, H. DOBLER, G. ABSTREITER, H. SCHÄFER, B. LUSTIG, <i>Molecular beam epitaxy growth and thermal stability of Si<sub>1-x</sub>Ge<sub>x</sub> layers on extremely thin silicon-on-insulator substrates</i> , Thin Solid Films, 321 (1998) 245-250.	
		X. HUANG, W-C. LEE, C. KUO, D. HISAMOTO, L. CHANG, J. KEDZIERSKI, E. ANDERSON, H. TAKEUCHI, Y-K. CHOI, K. ASANO, V. SUBRAMANIAN, T-J. KING, J. BOKOR, C. HU, <i>Sub 50-nm finFET: PMOS</i> , IEDM Tech. Dig., p. 67-70, 1999.	
		D. HISAMOTO, W-C. LEE, J. KEDZIERSKI, H. TAKEUCHI, K. ASANO, C. KUO, E. ANDERSON, T-J. KING, J. BOKOR, C. HU, <i>FinFET - A self-aligned double-gate MOSFET scalable to 20 nm</i> , IEEE Transactions on Electron Devices, Vol. 47, No. 12, Dec 2000, pp. 2320-2325	
		Y-K. CHOI, N. LINDERT, P. XUAN, S. TANG, D. HA, E. ANDERSON, T-J. KING, J. BOKOR, C. HU, <i>Sub-20 nm CMOS finFET technologies</i> , IEDM Tech. Dig., 2001.	

Examiner Signature	Date Considered
--------------------	-----------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

Substitute for form 1449B/PTO <b>INFORMATION DISCLOSURE STATEMENT BY APPLICANT</b> (use as many sheets as necessary) Sheet <span style="border: 1px solid black; padding: 0 10px;">3</span> of <span style="border: 1px solid black; padding: 0 10px;">3</span>	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <th colspan="2" style="text-align: right; padding: 5px;"><i>Complete if Known</i></th> </tr> <tr> <td style="width: 60%; padding: 5px;"><b>Application Number</b></td> <td style="padding: 5px;"></td> </tr> <tr> <td style="padding: 5px;"><b>Filing Date</b></td> <td style="padding: 5px;">06-23-03</td> </tr> <tr> <td style="padding: 5px;"><b>First Named Inventor</b></td> <td style="padding: 5px;">Sheng Teng Hsu</td> </tr> <tr> <td style="padding: 5px;"><b>Group Art Unit</b></td> <td style="padding: 5px;"></td> </tr> <tr> <td style="padding: 5px;"><b>Examiner Name</b></td> <td style="padding: 5px;"></td> </tr> <tr> <td style="padding: 5px;"><b>Attorney Docket Number</b></td> <td style="padding: 5px;">SLA0733</td> </tr> </table>	<i>Complete if Known</i>		<b>Application Number</b>		<b>Filing Date</b>	06-23-03	<b>First Named Inventor</b>	Sheng Teng Hsu	<b>Group Art Unit</b>		<b>Examiner Name</b>		<b>Attorney Docket Number</b>	SLA0733
<i>Complete if Known</i>															
<b>Application Number</b>															
<b>Filing Date</b>	06-23-03														
<b>First Named Inventor</b>	Sheng Teng Hsu														
<b>Group Art Unit</b>															
<b>Examiner Name</b>															
<b>Attorney Docket Number</b>	SLA0733														

OTHER PRIOR ART -- NON PATENT LITERATURE DOCUMENTS			T <sup>2</sup>
Examiner Initials*	Cite No. <sup>1</sup>	Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine, journal, serial, symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.	
		<p>X. HUANG, W-C. LEE, C. KUO, D. HISAMOTO, L. CHANG, J. KEDZIERSKI, E. ANDERSON, H. TAKEUCHI, Y-K. CHOI, K. ASANO, V. SUBRAMANIAN, T-J. KING, J. BOKOR, C. HU, <i>Sub 50-nm p-channel finFET</i>, IEEE Transactions on Electron Devices, Vol. 48, No. 5, May 2001, pp. 880-886.</p> <p>F-L. YANG, H-Y. CHEN, F-C. CHEN, Y-L. CHAN, K-N. YANG, C-J. CHEN, H-J. TAO, Y-K. CHOI, M-S. LIANG, C. HU, <i>35 nm CMOS finFETs</i>, 2002 Symposium on VLSI Technology, Digest of Technical paper.</p>	

Examiner Signature		Date Considered
-----------------------	--	--------------------

\*EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

<sup>1</sup> Applicant's unique citation designation number (optional). <sup>2</sup> Applicant is to place a check mark here if English language Translation is attached.

**Burden Hour Statement:** This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, U.S. Patent and Trademark Office, Washington, DC 20231. **DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO:** Assistant Commissioner for Patents, Washington, DC 20231.